<?xml version="1.0" encoding="gbk"?>
<rss version="2.0">
<channel>
 <title><![CDATA[数字逻辑基础与Verilog设计]]></title>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658.html]]></link>
 <description><![CDATA[Latest 50 replies of 数字逻辑基础与Verilog设计]]></description>
 <copyright><![CDATA[Copyright(C) 工控人家园]]></copyright>
 <generator><![CDATA[www.ymmfa.com]]></generator>
 <lastBuildDate><![CDATA[Sat, 25 Apr 2026 23:31:20 +0000]]></lastBuildDate>
  <image>
 <url><![CDATA[images/rss.gif]]></url>
 <title><![CDATA[工控人家园]]></title>
 <link><![CDATA[http://www.ymmfa.com]]></link>
 <description><![CDATA[工控人家园]]></description>
  </image>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[收藏了]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1176358.html]]></link>
 <author><![CDATA[sany]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Sat, 03 Dec 2011 17:37:49 +0000]]></pubdate>
</item>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[我顶!谢谢分享]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1152639.html]]></link>
 <author><![CDATA[mkmk30]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Sat, 29 Oct 2011 12:48:06 +0000]]></pubdate>
</item>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[数字逻辑基础与Verilog设计13]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1102158.html]]></link>
 <author><![CDATA[shi2999]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Tue, 02 Aug 2011 23:04:58 +0000]]></pubdate>
</item>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[数字逻辑基础与Verilog设计12]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1102157.html]]></link>
 <author><![CDATA[shi2999]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Tue, 02 Aug 2011 23:03:37 +0000]]></pubdate>
</item>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[数字逻辑基础与Verilog设计11]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1102156.html]]></link>
 <author><![CDATA[shi2999]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Tue, 02 Aug 2011 23:01:58 +0000]]></pubdate>
</item>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[数字逻辑基础与Verilog设计10]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1102154.html]]></link>
 <author><![CDATA[shi2999]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Tue, 02 Aug 2011 23:00:05 +0000]]></pubdate>
</item>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[数字逻辑基础与Verilog设计9]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1102153.html]]></link>
 <author><![CDATA[shi2999]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Tue, 02 Aug 2011 22:58:22 +0000]]></pubdate>
</item>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[数字逻辑基础与Verilog设计8]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1102151.html]]></link>
 <author><![CDATA[shi2999]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Tue, 02 Aug 2011 22:56:39 +0000]]></pubdate>
</item>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[数字逻辑基础与Verilog设计7]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1102149.html]]></link>
 <author><![CDATA[shi2999]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Tue, 02 Aug 2011 22:55:00 +0000]]></pubdate>
</item>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[数字逻辑基础与Verilog设计6]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1102147.html]]></link>
 <author><![CDATA[shi2999]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Tue, 02 Aug 2011 22:53:02 +0000]]></pubdate>
</item>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[数字逻辑基础与Verilog设计5]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1102146.html]]></link>
 <author><![CDATA[shi2999]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Tue, 02 Aug 2011 22:51:12 +0000]]></pubdate>
</item>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[数字逻辑基础与Verilog设计4]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1102145.html]]></link>
 <author><![CDATA[shi2999]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Tue, 02 Aug 2011 22:49:26 +0000]]></pubdate>
</item>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[数字逻辑基础与Verilog设计3]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1102144.html]]></link>
 <author><![CDATA[shi2999]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Tue, 02 Aug 2011 22:47:37 +0000]]></pubdate>
</item>
<item>
 <title><![CDATA[]]></title>
 <description><![CDATA[数字逻辑基础与Verilog设计2]]></description>
 <link><![CDATA[http://www.ymmfa.com/read-gktid-115658#1102143.html]]></link>
 <author><![CDATA[shi2999]]></author>
 <category><![CDATA[资料互助]]></category>
 <pubdate><![CDATA[Tue, 02 Aug 2011 22:45:55 +0000]]></pubdate>
</item>
</channel></rss>